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Abstract6
This paper reports on the design optimization done for Double Sided silicon microStrip Detectors (DSSDs) to re-
duce the Equivalent Noise Charge (ENC) and to maximize the breakdown voltage and Charge Collection Efficiency.
Various isolation techniques have been explored and a detailed comparison has been studied to optimize the detec-
tor performance. For the evaluation of the performance of the silicon detectors, a radiation damage model has been
included. The neutron fluence is expected to be 2×1013 neqcm−2 per year for five years of expected CBM run with
intermediate periods of warm maintenance, cold maintenance and shutdown. Transient simulations have been per-
formed to estimate the charge collection performance of the irradiated detectors and simulations have been verified
with experimental data.
Keywords: Double Sided silicon Strip Detector, Equivalent Noise Charge (ENC), radiation hardness, Transient7
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1. Introduction9
The mission of the Compressed Baryonic Matter (CBM) [1] experiment at the Facility for Antiproton and Ion10
Research (FAIR) now under construction in Darmstadt, Germany, is to explore the QCD phase diagram in the region11
of high baryon densities. The layout of CBM detectors is driven by the corresponding experimental requirements12
concerning material budget, reaction rates, radiation tolerance, particle densities and selectivity. The detector will13
face the problem of measuring Au+Au interactions at 25 GeV/nucleon and up to 10MHz rate producing up to 100014
charged particle tracks per event. The core of the CBM detector is Silicon Tracking Station (STS) located in a large-15
aperture dipole magnet. The STS of the CBM will consist of eight tracking stations placed at a distance between16
10-100 cm downstream of the target in a dipole magnet with internal field of 1 Tm. Each station is a modular structure17
of DSSDs of different sizes to match the non-uniform channel occupancy distribution from the beam pipe to the18
periphery. The sensors will be held by low-mass carbon fibre support structures with read-out electronics outside of19
the detector aperture, thus minimizing the Coulomb scattering of particles.20
Table 1: Fluence profile of neutrons expected for CBM STS
Year Fluence (neq cm−2) Ne f f (cm−3) τe (ns) τh (ns) V f d (V) Vop (V)
1 2×1013 2.80×1011 1140 1050 28 70
2 4×1013 -1.54×1011 570 527 20 50
3 6×1013 -5.35×1011 380 351 44 110
4 8×1013 -8.84×1011 285 263 75 150
5 1×1014 -12.1×1011 228 211 100 200
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We aim to develop low-noise radiation hard DSSDs for the CBM STS. This is a challenging task keeping in mind21
that CBM uses fast self-triggering electronics; the shaping time of the front end chip used for early prototyping [2]22
is 19 ns (fast shaper) and 140 ns (slow shaper) respectively. The dominant contribution to the total Equivalent Noise23
Charge (ENC) is given by the series capacitive and the resistive components [3, 4, 5]. These two noise components24
are further inversely proportional to the shaping time of the preamplifier. The other less significant contributions to25
the total ENC like shot noise has also been taken into account in this study. Parameters relevant for the extraction of26
these two dominant components of ENC like interstrip capacitance and metal trace resistance has been studied. The27
various contributions to the total Equivalent Noise Charge (ENC) are given as follows:28
(a) Series Capacitive Noise29
a + b.Ctot (1)
(b) Series Resistive Noise30
24.Ctot(pF).
√
Rs(Ω)/τs(ns)e− (2)
(c)Shot Noise31
108.
√
Ileak(µA).τs(ns)e− (3)
(d)Parallel Resistive Noise32
24.
√
τs(ns)/Rp(MΩ)e− (4)
where a and b are electrical parameters dependent on the front end electronics, Ctot is the total capacitance, Rs is33
the series resistance, τs is the shaping time of the preamplifier, Ileak is the leakage current and Rp corresponds to the34
bias resistor value.35
Table 1 shows the expected neutron fluence for five years of expected CBM runtime. The maximum fluence is36
expected to be 1×1014 neqcm−2 which is similar to the Large Hadron Collider (LHC) radiation environment. One37
can observe a deterioration of carrier life time with fluence which will have an impact on the Charge Collection Ef-38
ficiency (CCE), especially on the p-side since this side collects less mobile holes. In order to understand radiation39
damage, some of the CBM prototype DSSDs having dimension 1.6 cm×1.6 cm and resistivity 6 kΩcm were irra-40
diated at the KRI cyclotron facility in St. Petersburg, Russia. These detectors were measured just after irradiation41
without any periods of annealing. The variation of leakage current and interstrip resistance with neutron fluence has42
been measured. The radiation damage model implemented in TCAD simulations is able to reproduce the measured43
observations.44
In order to investigate the life time of DSSDs, it is imperative to extract CCE as a function of fluence for which one45
has to understand strip isolation in particular on the ohmic side. Hence we are exploring various isolation techniques,46
for example P-stop, P-Spray, Modulated P-spray (conventional isolation techniques) and also a new isolation technique47
namely, Schottky barrier. TCAD simulations have been performed to optimize the total ENC, strip isolation and to48
maximize the breakdown voltage (Vbd) and CCE. Transient simulations can be used to extract the operating voltage49
of DSSDs which in turn depends on the isolation technique.50
2. Structure of simulated devices51
2.1. Simulated structure of DSSD52
The AC-coupled DSSDs with n-type silicon substrate of 300 µm thickness have a strip width of 20 µm, a pitch of53
50 µm with orthogonal strips, as shown in Figure 1. The n-strips are orthogonal to the p-strips. We are using moderate54
resistivity n-type silicon of around 5-6 kΩcm corresponding to effective doping concentration of 9×1011 cm−3 and55
7.5×1011 cm−3, respectively. All p+ and n+ implants were approximated by assuming a Gaussian profile with a peak56
concentration of 5×1019 cm−3 at the surface. It is assumed that the lateral diffusion depth at the junction curvature of57
the implants is equal to 0.8 times the vertical junction depth (X j). Depletion is attained by applying a positive voltage58
to the ohmic side and grounding the junction side. The thickness of the coupling oxide taken is around 200 nm while59
the interstrip gap is filled with a thicker oxide of around 800 nm. The surface oxide charge (Q f ) has been taken to60
be 3×1011 cm−2 before irradiation for a good quality oxide. For the < 111 > silicon orientation used in detector61
fabrication, the amount of charge is expected to increase and saturate at 3×1012 cm−2, under heavy irradiation of the62
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Figure 1: Slice of 3-dimensional DSSD grid having orthogonal strips.
order of a few hundred krad [6, 7]. The conventional isolation techniques namely P-stop, P-spray and Modulated P-63
spray have been compared with a new isolation technique called Schottky barrier. The TCAD simulation grids having64
these isolation techniques can be seen in Figure 2(a-d). The conventional isolation techniques have been defined by65
assuming a Gaussian profile with a peak concentration of 5×1019 cm−3 at the surface for P-stop and 4×1016 cm−3 (low66
dose) for P-spray. For modulated P-spray, an optimization study has been done for various combinations of P-stop67
width and P-spray dose which will be discussed later in this paper. The new isolation technique namely Schottky68
barrier can be defined either through metal work function value or through barrier height which in turn depends on the69
substrate type and the metal used for schottky contact. For Aluminium, the barrier height is 0.72 eV for n-type silicon70
while for p-type silicon, the barrier height is 0.58 eV [8, 9].71
For accurate simulations, it is imperative to use correct boundary conditions. The reason being that we are simulating72
only a part of a full device, hence we need to be sure that this does not affect the accuracy of the simulation. One73
possible way to do this is to simulate larger area of the device and then to look at the results only in the central region,74
away from the boundaries. The other approach is to simulate some repeating unit of device and then to make sure that75
the boundary conditions are appropriate. The default is to use reflecting (Neumann) boundary conditions for a device76
with transitional symmetry and mirror symmetry. However in our device with orthogonal strips, there is transitional77
symmetry in x and y direction but no mirror symmetry. Hence we have applied periodic boundary conditions (PBC)78
in x and y direction for device having orthogonal strips.79
2.2. Models implemented in TCAD simulation80
SYNOPSYS [10], a finite element semiconductor simulation package was used to determine the electrical be-81
haviour of these devices. The effective doping concentration (Ne f f ) is parameterized using Hamburg model [11, 12]82
which consist of three components, a short term beneficial annealing component, a stable damage part and a re-83
verse annealing component. To incorporate the effect of increase in leakage current with fluence, the minority carrier84
lifetime τ has been changed in our simulation package using the definition of Kraner [13] as follows:85
1/τ = 1/τ0 + β.φeq (5)
where τ0 is the minority carrier lifetime of the initial wafer, φeq is the integrated fluence, and β is the trapping time.86
The default value of τ0 for the electrons and holes is 10 µs and 3 µs in Sentaurus Device. These values have been87
modified in Scharfetter relation [14] to a value of 1 ms for electrons and 0.3 ms for holes as is expected for detector88
grade silicon.89
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Figure 2: Simulated TCAD grid of DSSD having four different isolation techniques (a) P-stop; (b) P-spray; (c) Schottky barrier; (d) Modulated
P-spray.
When high-energy particles such as hadrons pass through a detector, they collide with silicon atoms and displace90
them from their lattice sites, resulting in pairs of interstitial atoms and vacancies. These defects may recombine,91
or they may form complexes with each other or with existing impurities in the silicon [15, 16, 17]. These defects92
introduce extra energy levels within the bandgap of the silicon. SYNOPSYS simulates this bulk radiation damage by93
directly modelling the dynamics of these traps [18]. So, the user has to provide SYNOPSYS with the concentrations94
and parameters of the traps. The trap model used here is based on the work done at the University of Perugia [19].95
Table 2: Comparison of measured and simulated data for irradiated DSSDs
Fluence neq cm−2 Leakage Current @ 200C (nA) V f d (V)
Measured Simulated Measured Simulated
2.06×1012 5.4×103 5.68×103 47±5 45
3.03×1012 9.5×103 8.31×103 29±5 37
3.93×1012 10.7×103 10.7×103 29 ± 5 32
11.20×1012 35.1×103 30.3×103 9 ± 5 9
20.60×1012 66.5×103 58.8×103 50 ± 5 48
3. Results and discussion96
3.1. Leakage current and depletion behaviour of sensors97
Current-Voltage (I-V) characteristics were simulated for DSSDs and compared with measurements. In DSSDs,98
most of the bulk leakage current is due to electron-hole pairs being produced by Shockley-Read-Hall (SRH) gener-99
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Table 3: Expected power consumption of irradiated DSSDs
Fluence Vop(V) Leakage Current Rint@ Vop (GΩ) Power Consumption
neq cm−2 @ -100C(nA) Vop × Ileak (µW mm−1)
Measured Simulated Measured Simulated
3.03×1012 60± 5 55 346 0.2± 0.05 1 8.10×10−2
3.93×1012 64 ± 5 62 448 0.1± 0.05 1.5 11.20×10−2
11.20×1012 8 ± 2 20 1250 0.1± 0.05 0.6 3.90×10−2
20.60×1012 120 ± 10 105 2420 0.1± 0.05 0.2 113.44×10−2
Figure 3: Current-Voltage characterstics of irradiated DSSDs having P-stop isolation obtained through (a) measurements and (b) simulations.
ation [18] in the depletion region, which are then swept to the electrodes by the electric field. Some of the CBM100
prototype DSSDs have been irradiated with neutrons at KRI cyclotron facility in St. Petersburg, Russia. The irradi-101
ated data are shown in Figure 3(a). The full depletion voltage (V f d) indicates that the type inversion occurs at around102
11.20×1012 neqcm−2. The full depletion voltage decreases with increasing fluence until the point of type inversion103
and after type inversion it starts increasing with fluence. The simulated I-V curve shown in Figure 3(b) matches104
qualitatively with the measured curves for the irradiated sensors. A comparison of measured parameters with the105
simulated values is shown in Table 2. The leakage current increases with fluence, thus increasing the shot noise com-106
ponent in the ENC calculations. However this can be controlled by operating the sensors at cryogenic temperatures.107
The extracted damage constant(α) from simulation is about 3.73×10−17 A cm−1 while from measurement is about108
4.2×10−17 Acm−1. A similar agreement has also been found for DSSDs having Schottky barrier both for unirradiated109
and for the irradiated ones including the effect of annealing as can be seen in the figures 4(a) and 4(b).110
3.2. Series Capacitance and resistance of sensors111
Series capacitance and series resistance (trace resistance) are the dominant factors contributing to the total ENC.112
The strip capacitance is the sum of the capacitance to the backplane and direct capacitance to the adjacent strips113
(interstrip capacitance). For small pitch microstrip detectors having 300 µm thickness, the interstrip capacitance (Cint)114
is expected to dominate over the backplane capacitance. We have used TCAD simulations to extract the Cint both115
before and after irradiation. Figure 5 shows the measured variation of ohmic side Cint versus bias voltage (Vbias) for116
non-irradiated DSSDs having P-spray isolation. Figure 6 shows the simulated variation of Cint versus Vbias for both117
P-stop and P-spray isolation. For both the cases, it has been found that Cint initially increases till the point of full118
depletion. After full depletion, there is a steep fall in Cint and then it saturates.119
One can notice that there is a nice match between simulated and measured Cint especially after full depletion. Also120
it becomes clear that P-stop isolation gives lower capacitance as compared with P-spray isolation. We have simulated121
the expected variation of Cint versus Vbias for Schottky barrier isolation in order to compare it with the conventional122
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Figure 4: Comparison of measured variation of leakage current vs. bias voltage with simulation for DSSDs having schottky barrier isolation (a) at
Zero fluence and (b) after irradiation with 1×1012 neqcm−2.
Figure 5: Measured variation of Cint with bias voltage for DSSDs having P-spray isolation.
isolation techniques. It is clear from Figure 7 that Cint for Schottky barrier isolation is slightly lower as compared with123
P-stop isolation technique after full depletion. However before full depletion, Cint for Schottky barrier isolation is too124
high both for unirradiated as also for irradiated DSSDs which could be detrimental if the DSSDs have to be operated125
under-depleted at high fluences. We wanted to study if there is an impact of irradiation on the interstrip capacitance.126
For this purpose, we have used our radiation damage model which has already been validated with measurements.127
Figure 8 shows the simulated variation of ohmic side Cint versus Vbias after irradiation for DSSDs equipped with128
P-stop. The shape of the Cint remains the same as for non-irradiated case. We do not observe a drastic change in129
the value of Cint with irradiation. It can be noted that the value of Cint before full depletion initially decreases with130
fluence till the point of type-inversion and increase thereafter. Figure 9 shows the variation of metal trace resistance as131
a function of frequency. The measured resistance has been found to be around 21 Ωcm−1. The contribution from the132
parallel resistance to the ENC is negligible since it is inversely proportional to the value of bias resistor whose value133
is of order of few M Ω’s.134
3.3. Strip isolation and the charge collection efficiency135
In order to investigate the life time of DSSDs, it is imperative to extract CCE as a function of fluence. One136
can understand strip isolation by studying interstrip resistance (Rint) in particular on the ohmic side. In figure 10(a),137
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Figure 6: Simulated variation of Cint with bias voltage for DSSDs having P-spray and P-stop isolation.
Figure 7: Simulated variation of Cint with bias voltage for DSSDs having Schottky barrier isolation.
the measured variation of ohmic side Rint with Vbias can be seen for different fluences. For the fluences up to type138
inversion, interstrip resistance is very low before full depletion and it increases steeply at full depletion and continues139
to increase slightly thereafter. However for type-inverted sensors, interstrip resistance is of the order of tens of MΩ’s140
even before full depletion and saturates at around 100 MΩ after the operating voltage is reached. In type inverted141
sensors, this effect can be attributed to electron accumulation layer [20] due to which the type of silicon between142
the p-strips remains n-type as can be seen in Figure 11. To confirm this effect, e− density between the p-strips has143
been extracted as shown in Figure 12. The high e− density between p-strips confirm the presence of n-type substrate144
between the p-strips even after type-inversion. Thus, isolation on the p side is realized even at low biases after type145
inversion. Figure 10(b) shows the simulated values of interstrip resistance for the irradiated sensors for the same146
fluences as in measurements. A good match has been found for the fluences up to type inversion. However there is147
some discrepancy with the type inverted case for biases below full depletion. The simulated trap model is not able148
to reproduce the effect of electron accumulation layer in Rint simulation. Though this effect is reflected accurately149
in the transient simulations as discussed below. Also it should be noted from Figure 10(b) that the operating voltage150
is around 1.5-2.0 times the V f d depending on the fluence. It is advisable to reduce the operating voltage since it151
directly increases the power consumption. Table 3 shows the expected power consumption of DSSDs irradiated up to152
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Figure 8: Interstrip capacitance vs. bias voltage for irradiated DSSDs equipped with P-stop isolation technique.
Figure 9: Measured trace resistance vs. frequency for DSSD equipped with P-spray isolation technique.
2.06×1013 neqcm−2. One can observe that the power consumption increases steeply after type-inversion.153
We have studied the charge collection through transient simulations by shooting a Minimum Ionizing parti-154
cle (MIP) orthogonally on one of the junction side strips and observing the charge collection on the corresponding155
ohmic side strip. Figures 13(a) and 13(b) show the transient signals observed on the p-side of DSSD exposed to a156
fluence of 3.93×1012 neqcm−2 and 20.60×1012 neqcm−2 respectively. One can infer from these plots that the charge157
collection time in either case can be improved by operating the sensors at high bias voltage since in either case less mo-158
bile holes are being collected which can be confirmed from the polarity of the signal. Figure 14(a) and 14(b) show the159
transient signals observed on the n-side of DSSD exposed to a fluence of 3.93×1012 neqcm−2 and 20.60×1012 neqcm−2160
respectively. It can be noted that for this case, charge collection is much faster as n-side is collecting electrons. These161
transient signals have been integrated over time to extract the collected charge.162
In order to validate the transient simulations, we have reproduced the experimentally observed CCE for thin (140 µm)163
and thick (300 µm) n-in-p detectors irradiated to a fluence of 5.0×1014 neqcm−2. The structure and substrate doping of164
the simulated device matched with those tested in Ref. [21]. The comparison of the simulated CCE with the measure-165
ments can be seen in Figure 15. The simulation results agree with measurements within 10 % error thus validating the166
transient simulations.167
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Figure 10: Variation of interstrip resistance vs. bias voltage of irradiated DSSDs having P-stop isolation technique obtained through (a) measure-
ments and (b) simulations.
Figure 11: Junction line formed by type-inverted bulk and e− accumulation layer on the ohmic side.
Figure 12: Electron density between the P-strips in type-inverted DSSD.
Figure 16 shows the variation of collected charge versus Vbias for the same fluences as used for irradiation. The168
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Figure 13: Transient signal on the p-side at Vbias 100V & 200V for DSSDs irradiated to (a) 3.93×1012 neqcm−2 and (b) 20.60×1012 neqcm−2.
Figure 14: Transient signal on the n-side at Vbias 100V for DSSD irradiated to (a) 3.93×1012 neqcm−2 and (b) 20.60×1012 neqcm−2.
charge collection follows the same variation as measured Rint does with Vbias. Figure 17 shows the charge pickup169
(crosstalk) by neighbouring strip on the ohmic side as a function of Vbias . As expected, the crosstalk initially increases170
with Vbias for all the fluences since the depletion region gets wider, and so the amount of charge sharing between the171
neighbouring strips will increase. On the other hand, increasing the bias will also improve the drift velocity, which172
tends to reduce charge sharing. So, as the detector nears full depletion, this second effect becomes more important,173
and the crosstalk slowly decreases. It becomes clear from Figures 16 and 17 that the main impact of irradiation is the174
deterioration of CCE. We have tried to extract a mathematical model for the dependence of CCE on the carrier life175
time as can be seen in Figure 18.176
3.4. Design optimization of isolation techniques in DSSDs177
Table 4 shows the expected breakdown voltage (Vbd) for DSSDs exposed to a low fluence (before type-inversion)178
and high fluence (after type-inversion) having three isolation techniques namely P-stop, P-spray and Schottky barrier.179
The CBM plans to use floating electronics [22], hence for Vbd simulations, DC coupled DSSDs have been considered.180
One can notice that in all the three cases, the Vbd deteriorates with fluence. For DSSDs having conventional isolation181
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Figure 15: Comparison of measured CCE for thin and thick n-in-p detectors with transient simulations.
Figure 16: CCE versus bias voltage for irradiated DSSDs equipped with P-stop isolation.
techniques, this happens since before type-inversion the electric field is distributed on either sides while after type-182
inversion the high electric field exists only on the n- side. This can be seen from the Figure 19 . However in the case183
of DSSDs having Schottky barrier, the critical electric field responsible for breakdown occurs in the oxide between184
n-strips and schottky contact as can be seen from Figure 20. Hence the Vbd deteriorates with fluence since there is an185
increase in surface oxide charge with fluence. One can infer from Table 4 that in terms of breakdown performance,186
the Schottky barrier is the best choice.187
Interstrip capacitance (Cint) has been simulated for DSSDs having conventional isolation techniques and also for188
DSSDs equipped with Schottky barrier both for low and high fluences as can be seen from Table 4. One can notice189
that the Cint on the p-side is lower as compared with n-side for DSSDs equipped with P-stop and P-spray. This again190
can be explained based on e− accumulation layer [20] which helps in coupling the n-strips while doing an opposite191
effect between the p-strips. Also one can notice that with increasing fluence, the Cint on the p-side increases in larger192
proportion as compared with n-side. This could be explained since the silicon bulk inverts to P-type at higher fluence,193
which helps to overcome the inhibition of hole density by the electron accumulation layer between the p-strips. In the194
case of DSSDs having schottky barrier, a steep rise in the value of Cint is observed after type-inversion on the p-side.195
This has also been observed during measurements. Since the Cint on the p-side of DSSDs having schottky barrier is196
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Figure 17: Cross-talk versus bias voltage for irradiated DSSDs equipped with P-stop isolation.
Figure 18: Modelling of dependence of CCE on carrier life time.
Table 4: Comparison of conventional isolation techniques with schottky barrier isolation in terms of static and dynamic parameters.
Isolation Fluence Vbd Cint (pF cm−1) Rint@ 80V CCE @ 80V
Technique (neq cm−2) (V) n-side p-side (MΩ) %
P-spray
3.93×1012 524 2.6 1.7 1250 93
20.60×1012 450 2.7 2.1 104 86.25
P-stop
3.93×1012 860 2.1 1.7 1136 91.25
20.60×1012 750 2.29 2.1 125 86.25
Schotkky
3.93×1012 1450 2.05 1.7 19.64 79
Barrier 20.60×1012 1350 1.8 4.0 8 77.5
too high at high fluence, this is not a good choice for isolation technique in terms of capacitive noise.197
Figure 21 shows the variation of Rint versus Vbias for DSSDs equipped with P-stop, P-spray and Schottky barrier198
at low and high fluences. One can observe that for low fluence, P-spray gives better isolation as compared with P-stop.199
The operating voltage with P-spray isolation technique is reached at 35 V while with P-stop, the operating voltage200
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Figure 19: Simulated electric field distribution on n and p side of the DSSD at breakdown irradiated to a fluence of (a) 3.93×1012 neqcm−2 (before
type-inversion) and (b) 20.60×1012 neqcm−2 (beyond type-inversion).
Figure 20: Simulated electric field distribution at breakdown for DSSD equipped with schottky barrier.
Table 5: Optimization of modulated p-spray
p-spray dose (cm−3) 1×1015 (very low dose) 4×1016 (low dose) 8×1016 (medium dose) 12×1016 (high dose)
p-stop width (µm) Vbd(V) Cint(pF cm−1) Vbd(V) Cint(pF cm−1) Vbd (V) Cint(pF cm−1) Vbd (V) Cint(pF cm−1)
n-side p-side n-side p-side n-side p-side n-side p-side
5 1125 1.56 1.75 490 2.405 1.75 210 2.46 1.76 161 2.47 1.77
10 1125 1.5 1.75 480 2.4 1.75 205 2.46 1.76 160 2.47 1.77
15 1150 1.6 1.75 488 2.37 1.75 205 2.43 1.76 160 2.47 1.77
20 650 2.09 1.75 450 2.51 1.75 205 2.42 1.76 160 2.47 1.77
is at 45 V. The Rint for DSSD with schottky barrier is comparatively very low and its operating voltage is reached at201
90 V. For high fluence, the Rint of P-spray and P-stop are almost same and both reach their operating voltage at around202
70V. Again for DSSD having schottky barrier, Rint is throughout low and the operating voltage is reached at 100 V.203
As discussed in Section 3.3, higher operating voltage means higher power consumption which could lead to thermal204
runaway at high fluences. Figure 22 shows the variation of CCE versus Vbias for DSSDs having conventional isolation205
techniques and schottky barrier. Again the CCE mimics the variation of Rint with Vbias. For low fluence, P-spray gives206
better CCE as compared with P-stop while Schottky barrier gives the worst performance in terms of CCE. As in the207
case of Rint, at high fluence, the CCE of P-stop and P-spray is same while for schottky barrier, the CCE is very poor.208
Hence in terms of power consumption and CCE, it seems not optimal to use Schottky barrier as an effective isolation209
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Table 6: Comparison between p-stop, p-spray and optimized modulated p-spray at low and high fluence.
Isolation Fluence Vbd Cint CCE
Technique (neq cm−2) (V) (pF cm−1) %
P-stop
2×1013 800 2.08 93.15
1×1014 610 2.09 88.87
P-spray
2×1013 513 2.56 93.17
1×1014 495 2.44 89
Optimized
2×1013 1600 1.58 93.22
Modulated P-spray 1×1014 1150 1.60 89
technique.210
Figure 21: Comparison of Rint vs. Vbias for DSSDs equipped with P-stop, P-spray and Schottky barrier at low and high fluences.
Figure 22: Comparison of CCE vs. Vbias for DSSDs equipped with P-stop, P-spray and Schottky barrier at low and high fluences.
An optimization study has been done for modulated P-spray in terms of P-spray dose and P-stop width for the211
maximum expected fluence of 1×1014 neqcm−2. It is known that narrow P-stop improves the Vbd but deteriorates the212
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Cint [23, 24] while in the case of P-spray, higher dose implies premature breakdown and higher Cint for the p-type213
substrate. We have taken various combinations of P-stop width and P-spray dose and extracted the Vbd and Cint. As214
can be seen from Table 5, the Cint increases and Vbd decreases with P-spray dose for a fixed P-stop width. Also, one215
can observe from Table 5 that for a fixed P-spray dose, the Vbd initially increases with P-stop width till 15 µm but216
deteriorates afterwards. This effect is more prominent for very low and low P-spray dose. From this table, it becomes217
clear that the best design criteria is to combine very low P-spray dose (1×1015 cm−3) with 15 µm P-stop width, referred218
to as Optimized Modulated P-spray in Table 6 . Finally a comparison of P-stop, P-spray and Optimized Modulated219
P-spray for 1st year of CBM run fluence (2×1013 neqcm−2) and the maximum fluence expected at the end of five years220
of CBM run (1×1014 neqcm−2) has been shown in Table 6. It is clear from this table that optimized modulated P-spray221
is the best choice for isolation technique in terms of Vbd, Cint and CCE.222
4. Conclusions223
This paper reports on the ongoing R&D effort to develop radiation hard low noise radiation hard DSSDs for224
the upcoming CBM experiment at FAIR. An optimization of isolation techniques has been done to maximize CCE225
and Vbd while minimizing the total ENC. Transient simulations has proven to be an effective tool to determine the226
operating voltage and to predict the expected CCE.227
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